* Transmit/Receive FIFO Status Interface via LVTTL or LVDS I/O * SPI-4 IO data receiver macro consists of LVDS receivers (16 data + 1 control + 1 clock), sub-bit deskew, and 1:4 DEMUX * SPI-4 IO data ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback